Bread Crumb Menu
-
You are in:
- Home
- Components
- Microprocessors and DSPs
Sunday 7 September 2008
Components
Latest News
|NewsletterMicroprocessors and DSPs
Jennic cuts power consumption of ZigBee controller
by Steve Bush
Monday 8 January 2007
Jennic has launched its second generation wireless microcontrollers, which combine a 32bit Risc processor and a ZigBee-ready radio.
Compared with the firm's previous generation, the JN513x family's transceiver link budget is up 7dB to 100dB and active standby current is down from 12 to 2µA. Deep sleep consumption is 400nA. 192kbyte of ROM and 96kbyte of RAM are installed on the largest chip, with 32, 16 or 8kbyte RAM options cutting cost. The 8kbyte part will be under $3 in large quantities.
The on-chip ROM includes what is claimed to be the world's first IEEE802.15.4 version B media access protocol layer, provision for a range of external serial EEPROM devices, over-the-air download, hardware abstraction layers and a serial interface. "Embedding these features in ROM frees up memory space for applications and allow simple dongle products at low cost," said the firm. "IEEE802.15.4B and ZigBee variants of the JN513x family are available."
Each device shipped has a unique MAC address identifier "allowing the saving of external flash devices" and a further 256bit of one-time-programmable memory for customers to programme on-chip AES security keys and other unique identifiers.
Package and pin-out of the JN513x remains the same as the first generation JN5121, allowing upgrade with no board changes. A range of modules are also available, with ceramic antenna, SMA and UFL connector options.
Standard and high power modules offer link budgets of 100dB and 119dB. "The standard module has demonstrated operation over 1km and the high-power module over 4km in open-space environments," said Jennic.
Modules meet FCC, ETSI and TELEC regulations. Development kits are available as is a free software development environment which includes a C compiler.
Compared with the firm's previous generation, the JN513x family's transceiver link budget is up 7dB to 100dB and active standby current is down from 12 to 2µA. Deep sleep consumption is 400nA. 192kbyte of ROM and 96kbyte of RAM are installed on the largest chip, with 32, 16 or 8kbyte RAM options cutting cost. The 8kbyte part will be under $3 in large quantities.
The on-chip ROM includes what is claimed to be the world's first IEEE802.15.4 version B media access protocol layer, provision for a range of external serial EEPROM devices, over-the-air download, hardware abstraction layers and a serial interface. "Embedding these features in ROM frees up memory space for applications and allow simple dongle products at low cost," said the firm. "IEEE802.15.4B and ZigBee variants of the JN513x family are available."
Each device shipped has a unique MAC address identifier "allowing the saving of external flash devices" and a further 256bit of one-time-programmable memory for customers to programme on-chip AES security keys and other unique identifiers.
Package and pin-out of the JN513x remains the same as the first generation JN5121, allowing upgrade with no board changes. A range of modules are also available, with ceramic antenna, SMA and UFL connector options.
Standard and high power modules offer link budgets of 100dB and 119dB. "The standard module has demonstrated operation over 1km and the high-power module over 4km in open-space environments," said Jennic.
Modules meet FCC, ETSI and TELEC regulations. Development kits are available as is a free software development environment which includes a C compiler.
Site Navigation
Blogs on EW
Mannerisms
Chip industry musings from David Manners
Electro-RamblingsEW website blog, highlighting new content and features
Gadget FreakBuild ingenious inventions, win £250
Made by MonkeysAnalysis of bad designs
Parallel LinesNews and analysis on parallel processing
Directive DecoderGary Nevison on industry legislation
UK Tech StartupsNews on funding for electronics startups