Why Have Intel’s Finfets Changed Shape?
Why have Intel’s finfets changed shape? Last month, Chipworks pointed out the change in shape from Intel’s originally published finfet schematic and its currently manufactured finfet reality.
Last month Chipworks revealed that the fabricated fins were triangular compared to the blocky shape of the originally published Intel schematic.
Mike Bryant, CTO of Future Horizons, reckons: “I believe the triangle shape is to increase yield. There are more vertical etches elsewhere in the transistor structure without problems. My guess is the hi-k deposition is more reliable using the triangle shape but that is pure conjecture until Intel publish more details.”
Professor Asen Asenov of GlasgowUniversity and CEO of Gold Standard Simulations says: “The Chipworks posting compared the “unexpected” slope of the fabricated transistors with the original tri-gate schematic shown by Intel last year. There is a lot of speculation about the possible advantages and disadvantages of the trapezoidal (or almost triangular) shaped ‘bulk’ FinFET.”
“Driven by natural curiosity we decided to shine some light on these questions by doing 3D simulations with our ‘atomistic’ simulator GARAND, although at this initial stage the ‘atomicity’ doesn’t play any role in our simulations,” says Asenov, “Fig 1 compares the TEM image of one of the FinFETs from Fig. 7 of the Chipworks posting with our simulation domain. Since we do not have information about the doping distribution in the Intel FinFETs we have assumed a lightly doped channel, which is beneficial from the point of view of statistical variability.”
“The electron concentration and the potential distribution along the fin are illustrated in Fig.2. We have assumed that there is a high doping concentration stopper below the fin in the STI region. Clearly FinFETs are more complicated devices in terms of understanding and visualisation compared to the ‘old’ bulk MOSFETs.”
“The current density distribution across the fin in the middle of the channel at different gate bias conditions is illustrated in Fig. 3 and is rather complex. At low gate voltage the maximum current density is in the middle of the channel where the gate has least control over the turning-off of the device. The depletion region caused by the highly-doped stopper below the channel prevents current flow at the very bottom of the channel – one drawback of the bulk FinFET architecture. At high gate voltage the current moves towards the interface, crowding at the top of the fin due to the focusing gate fringing field there, with quantum mechanical confinement concentrating the charge in a small circular region. Fig. 4 animates the changing gate bias, focussing on the fin channel.”
”Undoubtedly the result that we found most interesting is the comparison in Fig. 5 between the gate length dependence of the threshold voltage for the trapezoidal Intel transistor and an equivalent rectangular-fin transistor (same fin height and with fin width equal to the average width of the trapezoidal fin),” concludes Asenov, “clearly the rectangular fin has better short channel effects. Still, the million dollar question is if the almost-triangular shape is ‘on purpose’ design, or is this what bulk FinFET technology can achieve in terms of the fin etching?”
Comparison of the TEM image of one of the FinFETs from Fig. 6 of the Chipworks blog with the GARAND simulation domain
Electron concentration and the potential distribution along the fin
Current density distribution across the Fin at different gate bias conditions