Cadence speeds timing signoff with parallel computing
Cadence Design Systems claims to have taken a new approach to timing signoff with a new static timing analysis and closure tool for system-on-chip (SoC) development.
Called Tempus Timing Signoff, has been designed to speed up signoff of complex chips by using a distributed parallel timing engine which…







