EDA and IP Design News

Pre-silicon software verification will speed development, says Mentor Graphics

Delivering a system-on-chip (SoC) is no longer simply deploying silicon. Modern devices are delivered with significant amounts of software, including software stacks, middleware, boot code, and drivers. You could wait until the silicon has been delivered and put it on a board to begin developing this software, but…

Read More

Arteris addresses mission critical SoCs

Arteris, which develops on-chip interconnect IP, has brought out the FlexNoC Resilience Package, designed to increase reliability and lower the cost and time involved in developing resilient and fault-tolerant SoCs…

Read More

Calypto growing fast

Fast-growing high-level synthesis EDA company Calypto, in which Mentor holds a majority stake, expects to have grown head count by 15-20% in the course of this year…

Read More

Cloud-based design tools run in any browser

Electronic and electrical design is an increasingly global activity. OEMs and CEMs operate through a distributed network of production facilities. Design, test and manufacturing functions can be geographically very remote from each other and are commonly outsourced to partner companies. The traditional model of CAD, where companies buy ‘seats’ of…

Read More

UltraSoC wins interface patents

UltraSoC Technologies has been granted patents for its debug hub which enables a single physical chip interface, such as USB or PCIe, to be used simultaneously for normal system communications and for the purpose of debugging and on-chip analytics…

Read More

ARM and TSMC claim performance records

TSMC and ARM have today announced the results from a key FinFET silicon validation of the ARM big.LITTLE implementation, using ARM Cortex-A57 and Cortex-A53 processors on TSMC’s advanced 16nm FinFET process technology…

Read More
Read More

Synopsys looks to finfet design with new IC Compiler

Synopsys has introduced the 2014.09 release of its IC Compiler place and route product which has advanced support for finfet-based design. Capabilities include look-ahead technologies, first introduced in the previous release of the compiler, and enhanced concurrent clock and data optimisation (CCD) for a frequency boost on…

Read More