Home » News » Design » EDA and IP

EDA and IP

CDNLive: Cadence intros fast neural network processor

Chris Rowen: neural network processing is big focus

Cadence Design Systems has used its European CDNLive event in Munich to announce its highest performance neural processing device, the Tensilica Vision P6 digital signal processor (DSP). Vision processing and deep learning are the fastest growing applications areas for neural network processing. According to Chris Rowen, CTO for the IP Group at Cadence, speaking in Munich this week, advanced vision ...

Qualcomm says neural networks will transform mobile processing

Qualcomm

Qualcomm is now making deep learning software development, for face recognition and text translation, possible on devices based on its Snapdragon 820 processors. The software development kit uses a neural processing methodology which is optimized to use the processor’s heterogeneous compute capabilities to support neural network processing functions. Qualcomm said it will now be possible to run neural network models ...

STM32 tool has firmware to set breakpoints in flash

Untitled

Segger has introduced J-Link firmware for the embedded ST-LINK on STM32 Nucleo, STM32 Discovery and other microcontroller unit (MCU) evaluation boards from STMicroelectronics. 
 According to the supplier, the upgrade turns a board’s ST-LINK interface into a fully functional J-Link, which can then be employed to debug the board’s application processor. The J-Link firmware allows developers will subsequently be able ...

Russian mobile processor firm uses MIPS and PowerVR cores

vip1

Russian Asic firm Elvees NeoTek has taped out a mobile computing and video analytics system on chip device which is based on a PowerVR and MIPS processors from Imagination. According to King-Smith, executive vice-president, marketing, Imagination, Elvees has technological strength in “what we see as a key and growing market, and where we feel the companies’ collaboration can make a ...

MicroPnP IoT platform uses LTC SmartMesh networking IP

image

VersaSense’s MicroPnP IoT platform, based on Linear Tech’s SmartMesh IP embedded networking, delivers low-cost, zero-configuration wireless sensing and actuation. MicroPnP is an IoT hardware and software platform that reduces the total cost of ownership for sensing and control systems. Its creators say it delivers: Plug-and-play identification of sensors and actuators at 10 million times lower power than USB. Reliable (>99.999% ...

Green Hills supports Renesas’ R-Car autonomous vehicle project

GHS605 - R-CarH3_EN_LRES

Green Hills Software is targeting the design of secure autonomous vehicles with its  Integrity real-time operating system (RTOS) and  Multivisor virtualisation software which now supports the Renesas’ R-Car H3 system-on-chip (SoC). The 64-bit secure virtualisation platform was partially developed with the specific capabilities of the R-Car H3 in mind. The platform meets the functional safety requirements defined in ISO 26262 ...

Azul ports Java virtual machine to ARM processors

Scot Sellers

Azul Systems, the Java runtime developer run by Scott Sellers, has developed a version of its open source Java Virtual Machine (JVM) called Zulu Embedded which supports 32-bit ARM processors. This means it supports processors based on the ARM v6, v7 and 32-bit v8 architectures, as well as continuing support for x86 32 and 64-bit processors. Zulu Embedded is 100% ...

Cadence tie-up puts Oxford on the global verification stage

Dr. Ziyad Hanna: collaborating closely with Oxford

The University of Oxford has confirmed its place as a specialist in formal verification of IC designs with the naming of Dr. Ziyad Hanna, Cadence vice president of R&D, as a visiting professor in Oxford’s Department of Computer Science for the next three years. Oxford’s Automated Verification Group has an international reputation and the appointment Dr. Hanna brings commercial experience ...

Cadence addresses complex analogue designs for IoT

Virtuoso ADE Explorer reading two op amp schematics

Cadence Design Systems has addressed verification of complex analogue IC designs with its latest Virtuoso platform. This is a recognition of the growing importance of analogue and mixed chip design for data gatheirng nodes which are part of the internet of things (IoT). The tool’s Analogue Design Environment (ADE) will be used for advanced-node designs and will be part of ...

Mentor combines PCB signal and power integrity design

GetFileAttachment

Mentor Graphics has announced a new release of its HyperLynx signal integrity design tool which now integrates signal and power integrity analysis and 3D-electromagnetic solving for PCB design. The aim, says Mentor, is to speed up complex PCB design by removing the need to switch between applications and user interfaces for different types of analysis. As a result the HyperLynx ...