Tech news tagged ‘EDA’

Pre-silicon software verification will speed development, says Mentor Graphics

Delivering a system-on-chip (SoC) is no longer simply deploying silicon. Modern devices are delivered with significant amounts of software, including software stacks, middleware, boot code, and drivers.

You could wait until the silicon has been delivered and put it on a board to begin developing this software, but…

Read More

Calypto growing fast

Fast-growing high-level synthesis EDA company Calypto, in which Mentor holds a majority stake, expects to have grown head count by 15-20% in the course of this year…

Read More

Cloud-based design tools run in any browser

Electronic and electrical design is an increasingly global activity. OEMs and CEMs operate through a distributed network of production facilities. Design, test and manufacturing functions can be geographically very remote from each other and are commonly outsourced to partner companies.

The traditional model of CAD, where companies buy ‘seats’ of…

Read More

Synopsys looks to finfet design with new IC Compiler

Synopsys has introduced the 2014.09 release of its IC Compiler place and route product which has advanced support for finfet-based design.

Capabilities include look-ahead technologies, first introduced in the previous release of the compiler, and enhanced concurrent clock and data optimisation (CCD) for a frequency boost on…

Read More

Mammal EDA and insect EDA

Bio-diversity is the future for EDA – with the mammals going one way and insects going another, says Chris Rowen, founder of Tensilica who sold his company to Cadence and is now CTO at their IP group…

Read More

RTOS supports code reuse across ARM Cortex M cores

Mentor Graphics has a new version of its Embedded Nucleus real-time operating system (RTOS) which provides memory partitioning for all ARM Cortex M cores, facilitating code reuse.

By using the memory protection unit (MPU) on ARM Cortex M- based cores, the Nucleus RTOS process model creates memory partitioning without…

Read More

Cadence tool for on-chip power sign-off

Cadence has introduced a transistor-level electro-migration and IR-drop (voltage drop) tool that delivers foundry-certified SPICE-level accuracy for power sign-off.

Called Voltus-Fi, it is intended complement Cadence’s Voltus IC power integrity tool, which is a full chip, cell-level power sign-off tool…

Read More

Chip design has morphed into system design

EDA companies have become significant suppliers of silicon intellectual property (IP) Martin Lund, v-p of the IP business at Cadence tells Electronics Weekly about the importance of being more than an EDA tools company. 

Q: Why is a silicon IP business strategically important to an EDA tool supplier?

Martin…

Read More

Asenov sells statistical process IP to GloFo

Gold Standard Simulations (GSS), professor Asen Asenov’s IC production statistical analysis company, has signed a multi-million dollar contract to license its complete TCAD/EDA tool suite to Globalfoundries…

Read More

Synopsys upgrades auto grade NVM IP

Synopsys has introduced non-volatile memory (NVM) IP for high-voltage processes used typically for automotive ICs.

Called DesignWare AEON Trim, NVM IP is designed to be compact and is available in standard 180nm 5V CMOS and Bipolar CMOS DMOS (BCD) processes without a need for additional masks or process…

Read More